Abstract -Identifying worst-case voltage drop conditions in every module supplied by the power grid is a crucial problem in modern IC design. In this paper we develop a novel methodology for power grid verification which is based on accurately constructing the space of current variations of the supplied modules and locating its precise points that yield the worst-case voltage drop conditions. The construction of the current space is performed via plain simulation and statistical extrapolation using results from extreme value theory. The method overcomes limitations of past methods which either relied on loosely bounding the worst-case voltage drop, or abstracted the current space in a vague and incomplete set of bound-type constraints. Experimental results verify the potential of the proposed method to identify worst-case conditions and demonstrate the pessimism inherent in previous bound-type approaches.
I. INTRODUCTION
The deterioration of the voltage level supplied on the active cells or modules by the lines of the power distribution network (voltagedrop or IR-drop) constitutes one of the biggest reliability problems in modern nanometer-scale VLSI circuits as it adversely affects circuit speed and noise margins [1] - [2] . Upcoming generations of ICs are going to experience substantial voltage drops (due to increased currents and parasitics), which combined to the reduced supply levels (and increased drop-to-supply ratios) will make the situation extremely harsh. To circumvent these problems designers are interested in checking if the designed power grid is robust, i.e. if it constantly maintains a safe voltage level at all active modules under all possible loading conditions. The voltage drop is a dynamic phenomenon, its value at any time instant being dependent on the transient current waveforms drawn over time by the active modules (acting as current sinks). These current waveforms can be determined by means of simulation of the nonlinear signal network representing the digital circuit, and the voltage drop may be subsequently computed by solution of the linear network representing the power grid where the sink currents are denoted as independent (time-varying) current sources (this is really an approximation since the current sources are voltagedependent on the supplied level, but the error of ignoring this interdependence and performing the computation in two steps is usually negligible). Since the output of the simulation for the sink currents is a function of the sequence of input patterns applied on the digital circuit, to fully check grid robustness one has to repeat the above procedure for all possible input patterns which is obviously impractical. This means that dynamic analyses can only be executed for a representative set of input patterns. Thus most existing methodologies complement dynamic analyses with some kind of static (DC) analysis in which one vector (or maybe a collection of vectors) of static values for the sink currents is used to represent the transient current waveforms over all input patterns [1] - [2] . Apart from its comprehensive coverage quality, the static analysis is also simpler to implement in terms of modeling and solution of the power grid, since only the resistive model of the latter needs to be extracted and utilized for the calculation of voltage drop. Two obvious choices for the static currents are the average and maximum values of the transient waveforms over all input patterns. Average current values are relatively easy to estimate but may clearly overlook the worst case and miss out conditions for which the grid is essentially non-robust. On the other hand maximum currents do present an upper bound on voltage drop at all sinks, and hence can guarantee grid robustness under all possible input conditions. Estimating maximum sink currents over all input patterns is a challenging problem by itself, and has been addressed in the past by some papers [3] - [4] , although more recent techniques for overall maximum power/current estimation of the circuit based on simulation and statistical extrapolation [5] - [8] are more appropriate and accurate for the estimation of maximum current at each sink as well. The problem of using maximum currents as static values for grid verification is that they are overly pessimistic and may erroneously indicate problems that do not exist, since the currents drawn from different sinks are highly correlated and never attain their maximum values simultaneously. In this paper we develop a novel methodology for deriving a collection of static current vectors that provide a realistic worstcase voltage drop (not just a loose upper bound) at each sink over all input patterns, and also calculate this worst-case voltage drop. The methodology is based on constructing an accurate profile of the space (or locus) of simultaneous sink current variations and locating the specific points that yield the worst-case voltage drop at each sink. Of course in order to find the space of current variations in every detail one has to simulate the circuit for all input patterns which brings about the same obstacle. However, a scaled image of the current space can be obtained via a sample of vectors of sink currents, which can be subsequently extrapolated to the entire space by using results from extreme value theory (EVT) [9] . Some past approaches [10] - [11] tried to abstract the current space by prompting the user to enter constraints that express relationships between sink currents. The problem is that the user cannot determine with much accuracy relationships between different sinks and formulate them as constraints, and even if he did, he cannot possibly capture all different relationships and interdependencies in the form of a small number of constraints. A large part of them will surely be missed and the calculated worstcase voltage drops (which only reflect the constraints externally provided) will fall short of the observed reality. On the other hand, it is certainly much more accurate and easier for him to simulate the design for a set of input patterns, and construct the current space exclusively out of the simulation results. In addition, constraints in the previous approaches were in the form of vague upper bounds and thus do not generate the actual current space, but only a superset of it which is still much pessimistic. The approach in this paper accurately constructs the current space (or, specifically, its portion containing the worst-case points for voltage drop) without enclosing it into bounds and accounting for all potential correlations between sink currents. The rest of the paper is organized as follows. The next section provides the necessary background for conditions on sink currents that lead to the worst-case voltage drops. Section III builds on the results of the previous section to formulate a practical methodology for power grid verification. Section IV presents our experimental results from various case studies comprising of test grids and typical benchmark circuits, and finally section V gives the overall concluding remarks.
II. BACKGROUND FOR WORST-CASE VOLTAGE DROP CONDITIONS
The model that we will assume for the power grid is the resistive linear model with time-varying current sources in place of sinks, since we are seeking static current vectors for DC analysis. Instead, however, of using one single DC vector (such as the vector of overall average or maximum currents) to represent all transient waveforms for all possible input patterns, we will adopt a multicycle DC current scheme [1] in which only the cycle-accurate current waveform for each sink (corresponding to one specific input pattern) is substituted by a constant DC value ( Fig. 1) . Based on this scheme we will subsequently attempt to find those cycle-DC current vectors that provide the worst-case voltage drop at any sink for the given power grid. This particular scheme is able to account for the diverse current workloads which arise for dissimilar input patterns (due to the different number of devices being switched), and can even faithfully reproduce the transient behavior of the grid on condition that there exists sufficient decoupling capacitance to smooth out large dynamic peaks of voltage drop during the period of a cycle (especially right after a clock edge when multiple devices switch simultaneously). Of course the latter may not be entirely true in modern ICs with operating frequencies above 1GHz, and that is why sample dynamic analyses may still have to be run. However those analyses can never cover all input pattern combinations and thus do not overshadow the value of a static analysis, especially one that is based on the considerably more accurate multi-cycle DC current scheme.
Fig. 1.
Multi-cycle DC current scheme.
We assume that the power grid (or the portion of the power grid that needs verification) has been extracted as a linear network of resistive branches that meet at p q + nodes, of which p nodes are connected to the external power supply via power pads (which are either located at the periphery of the grid in the case of a wire-bond package, or are scattered across the entire grid area in a C4 methodology), and the remaining q nodes are divided to n sink nodes (with current sources to an external ground node) and n q − internal nodes (for which usually n q >> ). According to the modified nodal analysis (MNA) [12] , the 1 × q vector of instantaneous voltages ) (t U (relative to ground) at all internal and sink nodes is determined by the instantaneous currents drawn by the sinks and the specific network structure, and is given by the following matrix equation: ) (
is of size n n × and consists only of non-negative values since G is an M-matrix. The process of power grid verification typically involves checking that the voltage drop at all sink nodes does not exceed a safety threshold voltage 0 V (e.g.
. Since the latter is equivalent to
(where the "max" operator is interpreted component-wise in vector ) (t V s ), we need to find the maximum voltage drop )
. Supposing that the matrix R has rows and elements:
would be as follows:
Thus the verification problem is concerned about maximizing the function ) (t V k given by the above equation. Note that the standard practice of taking maximum current values at each sink effectively executes: 
. The maximum of ) (t V k over all ℜ ∈ t would then be equal to the maximum of ) 
III. DEVELOPMENT OF A PRACTICAL POWER GRID VERIFICATION METHODOLOGY
As outlined in the beginning of the previous section, we will assume a multi-cycle DC scheme for the vector of sink currents ) (t I s where each waveform ) ( )
(where τ is the clock period), which provide an upper bound on voltage drop. However, these values may indeed be slightly pessimistic since they effectively make the assumption that all sinks attain their maximum current simultaneously during the same clock cycle. This means that other per-cycle DC values such as the cycle average
might be more accurate eventually, even though they are not entirely foolproof (these can also be computed more efficiently by gate-level simulators instead of expensive transistor-level ones). Nonetheless, the differences inside the same clock cycle are not expected to be very large (compared to the corresponding differences over the entire set Ω of all input pairs). As maintained in the previous section, in order to be able to find (a visual example in two dimensions taken from an actual circuit is shown in Fig.3 ). Of course we cannot perform maximization of ) ( s k I V solely within this sample since this would be equivalent to maximizing ) (t V k over the pairs that we have selected for the sample. We must somehow make an inference about the entire space D (or its portion containing the maximal boundary points) on the basis of the available sample. 
(an example of a bi-variate pdf for a vector of two sink currents in an actual circuit is shown in Fig. 4) . (the maximal point of a compact subset of the real line -where complete order exists -is only one and coincides with its supremum) which is formally known as the upper endpoint [9] . The estimation of the upper endpoint of a (bounded) random variable from an existing sample has been performed successfully in [8] (for the problem of maximum power estimation) using elements from univariate extreme value theory (EVT). Z (provided that the size l of the sub-samples is sufficiently large). The latter is assumed to be the so-called Gumbel distribution which constitutes the dominant asymptotic distribution for maxima, as it was proved in [14] and validated experimentally in [8] (just as the normal distribution is actually the dominant -and not the onlyasymptotic distribution of the central limit theorem inside a more general family known as stable [15] ). This means that k â and k b are to be obtained by maximization of the following log-likelihood function of Gumbel distribution evaluated on the sample k Z :
) has also been constructed in [8] for the estimate (6), and is given by: On leaving this section we must point out that we could have actually used the procedure described above for the univariate case to estimate directly the maximum voltage drop over all input pairs at each sink. However, this would be of no real value since the grid is likely to undergo many iterations of redesign and verification until deemed robust, during which the estimation of the maximum voltage drops [involving sample construction, maximization of (7), and evaluation of (6)] would have to be repeated, in contrast to the estimation of maximum sink currents of the digital circuit which needs to be performed only once irrespective of any changes in the power grid. Therefore the objective is actually to pinpoint the worst-case current conditions raised by the underlying circuit rather than compute the maximum voltage drops directly.
IV. EXPERIMENTAL TESTS AND RESULTS
For the experimental validation of the method we have generated a number of test power grids (since there are no universally accepted benchmarks) that will be denoted as Gq-p, where q stands for the number of internal/sink nodes and p for the number of voltage nodes on which supply pads are to be connected (e.g. the label G72-3 denotes a grid with 72 internal/sink nodes and 3 supply pads). All test grids were uniform in structure with random values for the intermediate conductances (within some process-related limits), and also had random placements of the voltage nodes across the grid area (assuming the availability of C4 pads). For the digital circuits supplied by the grids we have implemented the traditional ISCAS85 benchmarks in m µ 18 . 0 and m µ 13 . 0 technologies, and partitioned each one of them to a number of functional modules (representing the n current sinks) which were again assigned to random nodes in every test power grid. For each digital circuit the process of creation of the sample space (by circuit simulation), univariate EVT estimation in each of the coordinate axes n k ≤ ≤ 1 , and shifting of the maximal points of the sample space (to meet the maximal points of the entire space) is independent of the supplying power grid and needs to be carried out only once. The main steps in this process are summarized hereafter along with some brief remarks on their implementation and computational complexity: for the number of input pairs is discussed below.
• Simulate the circuit under all generated pairs and record peak current
will constitute the sample current space s I . The computational time required to complete this step is entirely up to the simulator program employed, since there are many different simulators with speeds that range considerably depending on the detail of the analysis and their algorithmic efficiency. Although larger circuits will definitely take longer to simulate for every clock cycle, we must emphasize that a total of 5000 input pairs (and consequent cycles) is sufficient to produce a reasonable EVT statistical estimate independently of the circuit size or sink size, as is further explained below.
• Arrange each univariate sample
. Here a size 50 = l is chosen initially to ensure the validity of the asymptotic result (6) (in [8] it was selected 100 = l but we have found that reducing it by two also gives satisfactory results). The number 100 / = l m of sub-samples (leading to a total of 5000 = m units) yields estimates with relative estimation error (i.e. quotient of confidence interval to estimate) of about 5% -at a confidence level 95% -for any sink irrespective of its size or the size of the broader circuit, as was observed in [8] . This happens because with an increase in the sink size, both the mean and the standard deviation of the distribution of sink currents are increased, but their ratio which determines the relative estimation error remains roughly constant. Only in the case where a smaller estimation error and/or a higher confidence level are desired, the number l m / of sub-samples will have to be increased (together with the total number m of input pairs).
• [20] - [21] ). Although this is essentially an iterative numerical procedure, the initial guesses of k â , k b found by the method of moments [8] are extremely close to the final ML values and thus the optimization algorithm usually terminates in a matter of milliseconds (and always converges to the global optimum).
• 
, compute the n-dimensional difference vector (9) . Here one may also wish to augment each estimate k ω by the upper end of its confidence interval in the computation of the difference vector, in order to incorporate the inherent statistical estimation error. The results of executing the above steps in the case of circuits c1355 and c6288, each partitioned up to 5 = n modules, are reported in the following Table I . Note that the confidence intervals are for 95% confidence level, and that since the circuit c1355 is about one fifth the size of c6288, the currents were unsurprisingly much smaller in the former than in the latter case. (6) to (8)] on samples of voltage drops for the same 5000 = m random input pairs (the indicated confidence intervals correspond to 95% confidence level). From the table it can be readily verified that the two estimates come remarkably close to each other. A slight pessimism observed for the proposed method (especially in the case of c6288) can be attributed partly to the selection of cycle-accurate maxima for multi-cycle DC values (as mentioned in the beginning of section III), and in another part to the inevitable deviation of the shifted maximal points of the sample space compared to the maximal points of the entire space which eventually seems to lie on the pessimistic side [i.e. the vector (9) slightly overestimates their relative positions]. Of course we have already stressed that a direct statistical estimation of voltage drop is not a viable solution for a power grid that is subject to many design changes with the same underlying circuit. For each case a pessimistic analysis has also been performed by assuming simultaneous maximum currents at all sinks (i.e. by assigning the estimated univariate maxima k ω ,
, t o a l l sinks at once). We can clearly see the overestimation incurred by the standard pessimistic analysis which is about 15%-20% in most cases, irrespective of the grid density and the number of supply pads. We can also observe that the percentage difference is generally smaller in the case of c1355 than c6288 for the same supplying grid, which can be justified by the fact that there exist more complex interdependencies between sinks for larger circuits and they produce greater pessimism when assigning simultaneous maxima to all sinks. Since the ISCAS85 benchmarks are actually small circuits compared to today's standards, the differences between accurate and pessimistic analyses are expected to be even more pronounced in the case of larger designs with several current sinks and more complex interdependencies between them. All the above verify that the standard pessimistic analysis can become a source of many false alarms indicating violations in nodes that are actually legal, a fact that will usually push for an overdesign of the grid (and a waste of valuable routing resources) in an effort to prevent problems that are actually nonexistent.
V. CONCLUSION
A method for power grid verification has been developed, which relies on accurate construction of the worst-case portion of the current sink space by simulation and statistical extrapolation using results from extreme value theory. The method has been shown to accurately predict worst-case voltage drop at all sinks, which was very pessimistically bounded by previous bound-type approaches. It may be used in conjunction with a power grid routing tool in order to prevent grid overdesign and point towards efficient use of routing resources, which will constitute an essential design need for the nanometer-scale generation of VLSI circuits.
